Overview

The IPB-PNG-E core can be used in systems on chip for encoding picture streams using the Portable Network Graphics (PNG) format. It has been designed for systems requiring high frame rate while encoding RGB images at 24-bit color depth.

Features

- Fully digital IP core
- Supported in FPGA and ASIC
- 24-bit RGB input (R=8, G=8, B=8 bits)
- 800x480 frame size in pixels
- Frame rate: 20 fps
- 256-pixel input/output FIFO
- Input/output simple DMA
- 250kB embedded SRAM
- Simple microprocessor for control and formatting
- Latency: 12.5ms
- Hardware data compressor
- Data compressor simple DMA
- Single processing clock domain
- Accepted user I/O clocks

Benefits

- Achieves high frame rate due to hardware implementation
- Supported in both FPGA and ASIC
- Scalable architecture allows features to be added upon request

Block Diagram

Table 1: Results for Xilinx FPGAs

<table>
<thead>
<tr>
<th>FPGA</th>
<th>Slices</th>
<th>BRAM</th>
<th>DSPs</th>
</tr>
</thead>
<tbody>
<tr>
<td>Spartan-6</td>
<td>4500</td>
<td>2 Mbit</td>
<td>10</td>
</tr>
<tr>
<td>Kintex-7</td>
<td>3490</td>
<td>2 Mbit</td>
<td>8</td>
</tr>
<tr>
<td>Virtex-7</td>
<td>3470</td>
<td>2 Mbit</td>
<td>8</td>
</tr>
</tbody>
</table>

Deliverables

- Datasheet and user documentation for system integration
- RTL code in Verilog or FPGA netlist
- RTL testbench
- Synthesis and implementation constraints

Contact information

Web: www.ipbloq.com
Email: info@ipbloq.com
Address: Rua Dona Estefânia, 98-2E
1000-158 Lisboa
Portugal

Disclaimer: IPBLOQ reserves the right to modify the current technical specifications without notice.